A modified summation code for organizing control of combinatorial circuits

We propose a new modified summation code which has improved error detection characteristics as compared to the classical summation code. We define the properties of this code and propose methods to implement the generators of control bits.

Presented by the member of Editorial Board: P. P. Parkhomenko