Abstract:
Parallel and sequential self-diagnosis of digital systems which contain units with self-checking in-built circuits is discussed. A model is proposed which describes the self-diagnosis process in such systems. Rules for recording the system syndrome and decoding the testing results are provided. Optimal structures of testing links which ensure self-diagnosis are found for parallel and sequential diagnosing procedures.