Abstract:
The paper is concerned with the microprocessor data storage and transmission and data transmission control mechanisms, the latter accessing the register. For each, a model is introduced, a functional model of faults is specified, and test design procedures are formulated and their completeness proved in the class of faults.