Abstract:
A class of monitorable programmable logical matrices (PLM) is identified where all single faults such as transistor arrival and disappearance and all multiple faults made of these signale faults can be checked in a test which is much shorter than 2n where m is the number of PLM input poles.