A method for detection of signal change times in a logical circuits and its application to circuit modeling with delays in converging fannings

The paper describes a method for determining the times when signals change in a logical system from results of the system modelingi in clocking pulses of a specified test. The application to modeling circuits is described whereby critical races are detected with delays in branches of converging fannings are recognized.