Designing tests for mechanism which control inter-register data exchange in microprocessors

Mechanisms are studied which control inter-register exchange in microprocessors. Models of the mechanisms of two types and models of their faults are introduced. Procedures are described in which checking tests are developed and the resultant tests are shown to be complete for the class of faults introduced. Case studies are provided for application of the procedures to K580 and K583 processors.