Abstract:
In operating the same address space, processors which rely on superfast buffer memories, SBM, of the cache type need ensuring the identity of information in identically addressed blocks stored in different SBMs. A classification and analysis procedure are proposed for ways to provide information identity in SBMs. The criterion in analysis is the effective time of the memory accessing cycle. An example is provided of using the procedure for a characteristic range of parameters of multiprocessor systems.