Design of pseudo-random test sequence generators

A procedure is discussed of designing generators of pseudo-random test sequences for monitoring and diagnosis of digital devices. The specifics in designing such generators for exhaustive testing of VLSI circuits are reported.