Method of binary log-antilog evaluation in hardware for fast arithmetic-logical units. I

A method is proposed for computing the logarithmic functions through linear segment approximation with minimization of the r.m.s. error. Quantitative and probabilistic errors in computation of logarithmic functions by the method and time and hardware amount estimates of its hardware implementation are given. An algorithm of employing the method is described.