A Hardware Method of Taking Log and Antilog Binary Codes in Design of Fast Arithmetic-Logical Devices. II

A method is proposed for computation of exponential functions by using linear segment approximation with minimization of the average error. Quantitative and probabilistic estimates of errors in computation of exponential functions by this method are provided as are time and hardware estimates of its hardware implementation. An implementation algorithm and an example of its hardware implementation are described.