A structure analysis algorithm for design of complete checking tests of combinational circuits

An algorithm is proposed which embodies both the structural and analytical approaches to design of complete tests. A complete tests is designed from a set of input totalities which check the faults of each terminal in an equivalent tree-like circuit which consists only of AND and OR gates. No constraints are imposed on the circuit redundancy.