Testing branches in arbitrary combinational circuits

The paper is concerned with design of test sets for branches in combinational circuits of arbitrary topology and basis. The method is shown to lead for any branch to test sequences a correct response to which insures that the branch is faultless with any combination of faults in other branches of the circuit. The formal tool are oriented Boolean differentials.