Recurrent-Retrospective Covers of Synchronous Flip-Flops for Correct Sequences

A structural logical model of a digital unit is proposed which can be useful in design of a checking test, for simulation of specified test sequences, and for monitoring and diagnosis. The model is constructed automatically with an allowance for races in the logical circuit. A way to design correct initial sequences is discussed.