Design of a checking sequence for sampling circuits with memory

One method for generating with Boolean defferences the checking sequences to be applied to discrete units with a memory and subjected to single constant faults is described.