Hardware implementation of a syntactical analyzer by using associative memory

The paper is concerned with hardware implementation of a syntactical analyzer for $SLR(1)$- and $LR(1)$-grammars by using associative memory. The analyzer structure and algorithms are described. Procedures of analyzer implementation as an extendible microprocessor are discussed.