Design of a complete test for an $n$-bit adder

A method is suggested for designing versions of a test for an $n$-bit adder which consists of standard modules. The resultant tests are minimally complete in a class of significant faults reducible to arbitrary combinations of logical faults in adder modules. An example of designing a specific test is given.