On generation in the storage loop of dead beat logical network

Every loop of a dead beat logical network with an even number of inverters cannot be used as a memory structure. Requirements are found which are to be met by a set of logical elements of a loop intended as a storage unit. Conditions for stability of the signal generation process are determined.