RUS  ENG
Full version
JOURNALS // Computer Research and Modeling // Archive

Computer Research and Modeling, 2015 Volume 7, Issue 3, Pages 607–613 (Mi crm226)

This article is cited in 1 paper

ÑÅÊÖÈÎÍÍÛÅ ÄÎÊËÀÄÛ

Memory benchmarking characterisation of ARM-based socs

G. T. Wrigley, R. G. Reed, B. Mellado

School of Physics, University of the Witwatersrand. 1 Jan Smuts Avenue, Braamfontein, Johannesburg, South Africa, 2000

Abstract: Computational intensity is traditionally the focus of large-scale computing system designs, generally leaving such designs ill-equipped to efficiently handle throughput-oriented workloads. In addition, cost and energy consumption considerations for large-scale computing systems in general remain a source of concern. A potential solution involves using low-cost, low-power ARM processors in large arrays in a manner which provides massive parallelisation and high rates of data throughput (relative to existing large-scale computing designs). Giving greater priority to both throughput-rate and cost considerations increases the relevance of primary memory performance and design optimisations to overall system performance. Using several primary memory performance benchmarks to evaluate various aspects of RAM and cache performance, we provide characterisations of the performances of four different models of ARM-based system-on-chip, namely the Cortex-A9, Cortex-A7, Cortex-A15 r3p2 and Cortex-A15 r3p3. We then discuss the relevance of these results to high volume computing and the potential for ARM processors.

Keywords: ARM, memory, benchmarks, throughput-oriented computing, high-volume computing.

UDC: 004.27

Received: 30.09.2014

Language: English

DOI: 10.20537/2076-7633-2015-7-3-607-613



© Steklov Math. Inst. of RAS, 2024