Simulation of tunneling current in flash-memory cells

In present paper the simulation of tunneling current in MOS-transistors is fulfilled. The flash-memory cells are constructed on the base of these transistors. By using simulation results the effects of gate and drain voltage as well as tunnel oxide thickness on tunnel current along the transistors channel are studied.