An algorithm for minimizing the complexity of hardware implementation of balanced s-blocks

The paper considers the author's algorithm, which allows obtain a hardware implementation of an arbitrary system of m Boolean functions from n variables and its application to balanced S-blocks. This is followed by a comparison of hardware implementations of S-blocks obtained in terms of complexity.