Hardware maintenance for digital processing of speech signals in the recurrent dataflow processor

The implementation results of the multicore digital signal processor with nonconventional recurrent dataflow architecture specialized in parallel computations are presented. In addition to specific nature of the architecture, organization features of a single processor core focused on effective execution of digital speech signal processing are considered. A number of techniques designed to reduce an overhead of loops and branches organization is proposed.