Hardware support of fast Fourier transform optimization in a recurrent signal processor

The paper covers the fast Fourier transform (FFT) support in the hybrid recurrent signal processor architecture. An analysis of the existing implementation is presented. Disadvantages and their ramifications are identified. An optimized solution is proposed to ease the scaling of both the architecture and the number of FFT samples.