RUS  ENG
Full version
JOURNALS // Sistemy i Sredstva Informatiki [Systems and Means of Informatics] // Archive

Sistemy i Sredstva Inform., 2024 Volume 34, Issue 4, Pages 3–15 (Mi ssi952)

A new approach to implementing logical functions in field-programmable gate arrays

S. F. Tyurinab, S. I. Sovetova, Yu. A. Stepchenkovc, Yu. G. Diachenkoc

a Perm National Research Polytechnic University, 29 Komsomolsky Prosp., Perm 614990, Russian Federation
b Perm State University, 15 Bukireva Str., Perm 614068, Russian Federation
c Federal Research Center "Computer Science and Control" of the Russian Academy of Sciences, 44-2 Vavilov Str., Moscow 119333, Russian Federation

Abstract: The expansion of the functionality of the LUT (Look up Table) logic element of field-programmable gate array (FPGA) is considered. The proposed method uses the inactive half of the element's transistor tree. The article studies a single-variable element 1-LUT implementation, which performs a logic function simultaneously with the variable decoding (DC), and its use to create an "$n$-LUT + DC FPGA." The simulation validates the item's performance and scaling to create $n$-LUT item. The analysis shows a significant gain of the proposed approach: reduced complexity in the number of transistors and reduced time delay. The developed element makes it possible to significantly increase the functionality of the logic of domestic FPGAs within the framework of existing restrictions that limit import substitution of the electronic component base.

Keywords: logic function, FPGA, LUT, variable set decoding.

Received: 05.06.2024

DOI: 10.14357/08696527240401



© Steklov Math. Inst. of RAS, 2025