An approach to the programming of supercomputers on the basis of multicore multithreaded chips

An approach to the development of parallel programs adapted to the architecture of supercomputers is proposed on the basis of multicore multithreaded chips. This approach is directed to overcome the negative effect of memory latency on the efficiency of parallel programs and can be considered as a method to develop scalable parallel programs.