Publications in Math-Net.Ru
			
				- 
				Netlist-based ASIC area and delay prediction using machine learning
 
 Proceedings of ISP RAS, 37:2 (2025),  49–60
- 
				Comparison of high-level synthesis and hardware construction tools
 
 Proceedings of ISP RAS, 34:5 (2022),  7–22
- 
				Artificial neural network inference on FPGAs using open-source tools
 
 Proceedings of ISP RAS, 33:6 (2021),  175–192
- 
				Extracting assertions for conflicts in HDL descriptions
 
 Proceedings of ISP RAS, 31:3 (2019),  135–144
- 
				Test generation for digital hardware based on high-level models
 
 Proceedings of ISP RAS, 29:4 (2017),  247–256
- 
				A model checking-based method of functional test generation for HDL descriptions
 
 Proceedings of ISP RAS, 28:4 (2016),  41–56
 
				
	
	
	
	© , 2025