RUS  ENG
Full version
PEOPLE

Chachanidze V G

Publications in Math-Net.Ru

  1. A Hardware Method of Taking Log and Antilog Binary Codes in Design of Fast Arithmetic-Logical Devices. II

    Avtomat. i Telemekh., 1985, no. 4,  118–128
  2. Method of binary log-antilog evaluation in hardware for fast arithmetic-logical units. I

    Avtomat. i Telemekh., 1985, no. 2,  139–150
  3. On algorithms for design of finite automata in uniform computing arrays with faulty cells

    Avtomat. i Telemekh., 1983, no. 1,  160
  4. Redundancy of finite automata in uniform computing arrays

    Avtomat. i Telemekh., 1982, no. 4,  139–149
  5. On redundancy of digital units in uniform computing arrays

    Avtomat. i Telemekh., 1981, no. 1,  154–165
  6. Design of multifunctional cells in a multi-purpose uniform computing array

    Avtomat. i Telemekh., 1979, no. 7,  146–155


© Steklov Math. Inst. of RAS, 2024